Hamman’s Study Diary

October 8, 2007

Chapter 5 – Processing Unit Design

Filed under: CSC 232, Fall 2007 — Tags: , , , , — Hamman @ 6:27 pm

Areas covered:

a. CPU basics

b. Register set

c. Datapath

d. CPU instruction cycle

e. Control Unit

a. CPU basics: CPU components (register set, ALU, control unit); general-purpose and special-purpose registers; execution cycle; interrupts; micro-orders and microprogramming

b. Register Set: MAR; MDR; instruction fetching registers; condition registers; special-purpose registers (index registers, segment pointers, stack pointers); 8086 registers; MIPS registers

c. Datapath: 1-bus, 2-bus, 3-bus organization; analysis of execution cycle for the different organizations

d. CPU Instruction Cycle: Fetch instruction;

Leave a Comment »

No comments yet.

RSS feed for comments on this post. TrackBack URI

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s

Create a free website or blog at WordPress.com.

%d bloggers like this: